Abstract. Traditional compiler optimization theory distinguishes three separate classes of cache miss -Cold, Conflict and Capacity. Tiling for cache is typically guided by capacity miss counts. Models of cache function have not been effectively used to guide cache tiling optimizations due to model error and expense. Instead, heuristic or empirical approaches are used to select tilings. We argue that conflict misses, traditionally neglected or seen as a small constant effect, are the only fundamentally important cache miss category, that they form a solid basis by which caches can become modellable, and that models leaning on cache associatvity analysis can be used to generate cache performant tilings. We develop a mathematical framework that expresses potential and actual cache misses in associative caches using Associativity Lattices. We show these lattices to possess two theoretical advantages over rectangular tiles -volume maximization and miss regularity. We also show that to generate such lattice tiles requires, unlike rectangular tiling, no explicit, expensive lattice point counting. We also describe an implementation of our lattice tiling approach, show that it can be used to give speedups of over 10x versus unoptimized code, and despite currently only tiling for one level of cache, can already be competitive with the aggressive compiler optimizations used in general purposes compares such as GCC and Intel's ICC. We also show that the tiling approach can lead to reasonable automatic parallelism when compared to existing auto-threading compilers.
Introduction
Tiling has been shown to be a robust and effective transformation for exploiting locality [LRW91] and for parallelism [AL93] . Though general purpose compilers perform some tiling for cache performance, they also tend to rely on heuristic approaches which when lacking information will act conservatively. In the Polyhedral Model [Bas04] , a lot of progress has been made regarding how to generate tiled codes [RS92] and how the tiles should be chosen to exploit locality and to extract parallelism [BHRS08] . Even in light of that research, the so called tile-size selection problem remains open, leading some researchers to suggest that only empirical auto-tuning can provide the answers [CCH08] . Our research takes a very different approach: at the philosophical level we believe that advances in understanding and modeling of memory hierarchies remain unsolved, and that with greater understanding models of memory and cache can be used to guide tiling algorithms. In particular, we believe that associativity in cache architectures is the fundamentally important though much neglected feature of cache memories, and when better understood can lead to the generation of more accurate cache models. We will first make this argument informally while describing the features of associative cache in Section 1.1. In Section 2.1 we will then begin to describe the modeling framework to provide first a working model of potential cache misses in Section 2.3, and later a working model of actual cache misses in Section 2.4. Then in Section 3 we will describe how this model extends to tiled codes. We will describe a tiling framework and a simulation environment that, taking a specification as input, can build the appropriate cache model for the operation, choose the tiling that minimizes cache misses for a single level of the hierarchy, and then generate the appropriate tiled codes. We will describe performance results of this framework in Section 4. Our work is highly experimental and could be built-upon on many different ways. We discuss those ways and related research in Section 1.2.
1.1. Associative Cache Function.
1.1.1. Cache Specification. In order to fully describe the need for tiling according to associativity, we first describe the mechanism of K-way set-associative caches. Data is moved in units called lines. All addresses map to several memory-level-lines such as memory-line (meaning a line in DRAM), L1 cacheline and L2 cacheline. When data residing at a memory address needs to be accessed, the caches are first checked for the presence of the corresponding line, and it is loaded from the highest (i.e., closest) cache level in which the line is present, at minimum access cost. For a specific cache level, each memory address is mapped deterministically to a certain cache set containing K possible cache slots or ways. The cache-level functionality can thus be specified by a cache specification C = (c, l, K, ρ), where c is the total cache capacity (total bytes that can be stored in the cache), l the cache line size (number of bytes fetched in one load), K the associativity (number of cachelines that can reside in one cache set), and ρ an index ρ = 1, . . . , P (the cache's position in a P -level memory hierarchy). Such a specified cache has N = 1.1.2. Cache Miss. When data at a given address must be used, and the associated line is not found in the cache, then a cache miss occurs and an expensive load from a lower memory level ensues. The literature has traditionally differentiated between three categories of cache misses: capacity misses where data needs to be loaded because more cachelines are accessed than can fit into total cache, cold misses where data has never been accessed and thus must be loaded, and conflict misses where a line must be loaded because, although previously in the cache, the line was evicted when too many cachelines were loaded into the same cache set. Typically, associativity is considered a small constant effect [HP11] and is ignored by most cache models [YLR + 05, CP03] . We believe that the effects of associativity have been misunderstood and neglected, and further that cache misses in associative caches are better categorized using a single classification: that of conflict misses due to associativity. We justify this informally here and develop it formally in Section 2.4.
1.1.3. Cache Capacity. We first note that cache capacity, though perhaps occasionally a useful approximation for programmers, is neither expressed nor comprehended in cache logic, and can lead to misleading and inaccurate estimations of the data volume accessible to a cache, when accessing tiles or padded array segments. Cache protocols assume the perspective of a single cache set. Since all data map to a given cacheline and all cachelines map to a given set, then only a single set is checked for the presence of the cacheline in question. Correspondingly, only the contents of one set are candidates for eviction. Only in the case where all cache sets are used uniformly does total cache capacity remain a useful quality. Any variation in usage between sets (which is typical) decreases the accuracy of cache capacity as a metric. The example in Figure 1 illustrates how a 2-d array stored in a 2-way associative cache with 4 sets cannot use full cache capacity. The extreme of this effect is called cache thrashing, where consecutively accessed elements map to identical sets, and can be seen as the lower bound of cache capacity usefulness. Since the single measure of cache capacity is variable it does not serve as a suitable model parameter. The cache capacity per set does remain valid, though it should be obvious that per-set cache capacity is treated by the conflict miss category of misses.
Cold misses also do not require any special treatment and can be viewed as a special case of conflict miss. In Section 2.4 we will show that a given set of potential cache misses, meaning a group of cachelines that all map to the same set, can be further categorized as actual cache misses when the reuse distance between successive reuses exceed the cache associativity. In a typical set, the situations that produce this will be when either the cacheline has never been used before (cold misses) or when more than K different cachelines have been used before the reuse (conflict misses). We therefore choose to model cache through the single mechanism of associativity misses and will refer to these as cache-misses. This informal reasoning is made concrete in Section 2.4.
1.1.4. Cache Reuse Policy. The exact mechanism used by a set to decide if a cacheline should be evicted, and which line to evict, is called the eviction policy. We will consider two evection policies in this paper, which are the most commonly implemented reuse policies in modern hardware -Least Recently Used (LRU) and Pseudo Least-Recently Used (PLRU). Our framework implements model variations Figure 1 . An 8 × 5 2-d array stored in column-major order with cachelines of length 2, and where each data element is marked SetLine (e.g. 1-0 maps to set 1 line 0). If we attempt to address only the upper 2 × 5 sub-array (bordered) and loaded this into a 2-way associative cache with 4 sets, then it is not possible to address the sub-array without cache misses, since the sub-array contains three cachelines that map to sets 0 and 2.
for both policies. Our implementation allows us to see a comparison of these reuse policies and to see which policy appears to match experimental results more closely (and is therefore more likely implemented in the hardware). A detailed description of the policy and the effects that policy choice has on model quality is interesting but deferred to a future paper.
1.2. Related Work. Ghosh et al. [GMM97] describe a mathematical framework for the evaluation of cache misses. Solutions to their Cache Miss Equations (CMEs) correspond directly to the cache misses in a code. However, as pointed out in their work, the CMEs are ultimately intractable. For certain situations, the CMEs can allow users to understand a lot about cache behavior because basic number theory can be used to describe situations when no cache misses arise. They cannot however be used to model accurately general situations when misses do arise. The base mathematical property of the CMEs is the same as in our work. However their work did not realize the inherent lattice structure that is formed by the solution of the CMEs.
CMEs were used in [AGLV02] to drive tiling transformations and a reduction in the ratio of capacity to conflict misses for several benchmarks was shown. However absolute performance of the tilings was not discussed, and the research was continued in a meaningful way. While CMEs may be useful in isolated cases, their ultimately untractable solution space means that their applicability for general transformations is unlikely.
We have expressed cache misses in a concise mathematical formulation for which we believe future work can yield efficient optimal or approximate code generating schemes. To a limited extent, this is already evident in our work. The lattice tiles can be generated quite simply without counting of lattice points, and a relatively simple decision algorithm can be incorporated into the model-based decisionmaking. However, the model as currently expressed is non-polynomial in execution time. No research to date has constructed tiles based on the associativity characteristics of a memory. [GAK03] contains analysis of various rectangular tiles and observes that lattice tilings would be theoretically superior, but to our knowledge this lead was not followed by the authors or any other researchers.
Basic Cache Miss Model
Throughout the discusion we will assume a cache specification C = (c, l, K, ρ) is given, and we denote by N = c lk the number of cache sets in it. 2.1. Cache Miss Machinery.
In RAM the elements of A will be spread out into a (typically consecutive) 1-dimensional array which we will denote by a(A) (or simply a) of size
is called an index map for the pair (A, a). Its inverse is φ −1 .
Typical index maps are affine functions like
(row major order). Their inverses can be defined using mod and div. Since a(A) is naturally ordered, for each index map φ there exists a unique point q A ∈ Q(A) such that φ(q) has minimal index in a(A) such that φ(q A ) = 0 (mod N ). This point will be called the base point of Q(A).
We will mostly consider affine index maps, i.e. φ(x + y) = φ(x) + φ(y) and φ(λx) = λφ(x). In this case φ(q A ) is exactly the affine offset. We can furthermore assume that φ is monotone wrt. the component-wise ordering of Q (otherwise we need to consider, e.g., φ (x 1 , . . . ,
we will sometimes say that φ is linear (which it is, as a map to the module Z/N Z). Non-linear index maps, like sparse matrix storage using auxiliary mapping arrays, are also interesting, but beyond the scope of this paper.
Iteration Domains.
Let two tables A and B be given. When we consider an arbitrary pair of elements x ∈ A and y ∈ B we actually index a single entry in A × B. For typical computations, like matrix multiplication we will successively access an entire hyperplane of A × B (e.g., to compute (AB) ij we will use indices
Appealing to this use case we will call any affine subspace of such a product of table index sets an iteration domain.
Definition 2 (iteration domain, operand). Given k tables
The tables A 1 , . . . , A k will be called operands. The projection function onto operand i will be designated by
Operation algebraic form constraints Table 1 . Examples of commonly occuring subspaces. Notation:
di is a valid iteration domain. Usually the subspace H will be defined so that the iteration domain remains nonempty. If H is a linear subspace the iteration domain will be a set of integer points of some sublattice of
All iteration domains we consider will have a nonempty affine subspace H in its definition. For typical examples see Table 1 .
Note that this definition is powerful enough to handle temporal constraints on iteration: we can add an artificial 1-dimensional operand whose indices designate the time points, and then add suitable constraints to the set H to indicate that some combination of indices of the other operands occurs at multiple time points during iteration.
Traditional reuse analysis is based on reuse vectors and reuse distances. This concept is not sufficient for high-dimensional iteration domains where a single vector cannot describe the full reuse potential. We instead define the reuse domain for a given data element of any operand.
Definition 3 (reuse domain). Let the k operands A 1 , . . . , A k give rise to the iteration domain Q(A 1 , . . . , A k ) ∩ H. For a given index of any operand q ∈ Q(A i ), the reuse domain R i (q) is given by
Of course a reuse domain can be considered as a particular iteration domain. In fact, is is the best way to iterate over the subset of indices in the joint iteration domain projecting onto q i ∈ Q(A i ) to ensure perfect reuse.
Ordering and Distance
Of course, lexicographic ordering of the indices of the tables yields a iteration ordering, but many other iteration orderings are conceivable and potentially useful for our application. Furthermore, an index map φ A induces an iteration ordering by virtue of the natural ordering of a(A), but we will often consider the case where the index map order and the iteration order are different.
Definition 5 (subsequent reuse). Let R i (q) be a reuse domain of an iteration domain D. Since R i (q) ⊆ D then if ≺ is a total order on D that also defines a total order on R i (q i ). Hence for any non-boundary x ∈ D, ∃y ∈ D with x ≺ y and z ∈ D such that x ≺ z ∧ z ≺ y. We call y the subsequent reuse of q i .
Definition 6 (distance). Given some set X ⊂ Z d the set of elements between two points x ∈ X and y ∈ X (including the smaller and excluding the larger of the two) is designated by
We can thus define a metric on X, the distance between x and y in the order restricted to X, as ∆
X ≺ | (at least one of the the summands will always be 0 since either x ≺ X y or vice versa). We call ∆ X (x, y) the distance in X between points x and y. If X and ≺ are clear from context we write ∆ instead of ∆ X ≺ . 2.3. Potential Conflicts. We will first categorize the necessary (but not sufficient) conditions for a cache miss, which we will call a potential conflict. Potential conflicts are the set of points in an iteration domain that map to the same set. This notion is independent of both ordering and reuse and says nothing about the actual cache misses that will be incurred -for this we need to consider orderings (see Section 2.4). First we will define potential conflicts occurring in a single operand, describe the structure of the miss spectrum using a mathematical lattice and then extend both the notion and the structure to define potential conflicts in iteration domains. 
(We assume wlog. that φ maps 0 ∈ Q to 0 ∈ N Z, i.e. is actually linear; otherwise consider the affine translate of L by q A .)
What are the generators of L(C, φ)? They can easily be calculated from the definitions: For linear φ the lattice L(C, φ) is generated by
If G is empty, there are no potential conflicts for the operand under φ. We will now extend this notion to describe potential conflicts for iteration domains. The notion extends easily to multiple operands as follows if we consider conflicts in memory. Let A 1 , . . . , A k be tables with index maps φ Ai and joint iteration domain Q = Q(A 1 , . . . , A k ). We say that two entries p = (p 1 , . . . , p k ) ∈ Q and q = (q 1 , . . . , q k ) ∈ Q are in potential conflict if the following condition holds:
In order to express this notion in the iteration domain directly, we leverage one existing concept from the polyhedral model [Bas04] . Let A 1 , . . . , A k be tables with iteration domains Q(A 1 ), . . . , Q(A k ) and translated self-conflict lattices q Ai +L(A i ). The access function mapping an iteration domain vector to an element in operand A i is π i : Q(A 1 , . . . , A k ) → Q(A i ), the projection onto the i-th operand domain. The set of all potential misses in Q (A 1 , . . . , A k ) is then
where
Iteration domain potential conflicts appear exactly at points in Q(A 1 , . . . , A k ) where multiple operand potential conflicts meet, as can be seen geometrically in Figure 2 . Some points are included in G from multiple G i and can be declared as follows:
Definition 8 (potential conflict index-set, potential conflict level). A point x ∈ G has potential conflict index-set
The set G and the potential conflict set T (x) together completely describe the potential conflicts in Q(A 1 , . . . , A k ). This machinery will be used in subsequent sections to define, in combination with ordering information, actual cache miss counts.
2.4. Actual Cache Misses. We now want to study the geometry of sets of truly conflicting points. As every measure of actual cache misses depends on the ordering taken, we can first describe the conditions under which no such misses arise, or alternatively for the presence of cache misses, independently of the ordering. Note that this definition excludes cold misses (see section 1.1) since their presence is inevitable. Since L(C, φ) is a lattice we can first only consider sets with potential conflicts that contain (0, . . . , 0) ∈ Z d , as all other nonempty sets behave similarly under a suitable translation. We later define the set of translations that complete the analysis for all sets.
Let us consider a subset S of the integral points in the box
. We know from Definition 9 that additional (non-cold) cache conflicts will arise whenever more than K lattice points are contained in S. The actual number of misses seen depends entirely on the ordering taken. The key measure in deciphering total miss volume is the per-set cache pressure between successive reuses of an operand's data. This concept is similar to the reuse distance notion from basic compiler optimization [DZ03] . Classical reuse distance would reveal the number of total elements loaded between successive reuses of an operand's data element. In our framework, we are interested in a subset of that number -the number of data elements loaded into a specific cache set between successive reuses, and we are interested in the union of such subsets to give the total measure. The remainder of this section shows how such a measure is formulated. We must first embed knowledge about the ordering taken through the iteration domain. Let C = (c, l, K, ρ) be a cache specification and D the iteration domain. Let L(C, A i ) be the lattice in Z dim(Ai) generated by C and operand A i (for i ∈ {1, . . . , m}). We extend the lattice L(C, A i ) for A i by standard lattices in the other operand's index spaces to form a d-dimensional lattice in D by
Since the cache C remains constant we will refer to this simply as Λ(A i ). We will denote the projection of a point in x ∈ Λ(C, A i ) onto the i-th component of the product by π i (x). The joint set of conflicts arising from the operand lattices in D is given by
Each point in this set (which typically is not itself a lattice) represents a potential cache conflict through at least one operand. Some points represent conflicts arising from multiple operands simultaneously. Counting the maximum possible multiplicity at every point yields an upper bound. But when traversing the points of D in the order given by ≺ we might benefit from re-use. Assuming perfect reuse, we count one instance of each operand lattice only. This represents the lower bound. Since perfect reuse is atypical, both bounds may deviate significantly from the true number of cache conflicts.
For more information we consider the reuse domain R i (q) for a given index q ∈ Q(A i ). Let x ∈ R i (q) have subsequent reuse x ∈ R i (q). The associated distance function ∆ L D (x, x ) then describes the cache pressure between x and x . We will count a cache miss at 
if there exists a point earlier in the sequence for which x k i corresponds to a subsequent reuse, and the traversal distance is less than K, the cache set associatity. If no such earlier point exists, or if the distance of all these points is too large we call x k i a miss point. This partitions S(A i ) = S miss (A i ) ∪ S reuse (A i ). Given a set J ⊆ Λ D we can thus count the number of cache misses as follows: For each point in x ∈ J we consider the potentially conflicting points T (x) and count only those that are miss points for the respective operand:
(1 Smiss(Ap) (x)) where 1 X (x) is the indicator function for x ∈ X. This quantity is parametric in the cache specification, the table sizes (where padding may be allowed), the orders induced by the operand layout φ Ai , but primarily by the iteration ordering ≺. In this paper we will study the minimization problem subject to changes in ≺.
Tiling Cache Miss Model and Code Generation
3.1. Tiling for Cache Performance. In Section 1.1 we made some informal observations about cache capacity and described the need to view cache models from the perspective of one cache-set. When considering iteration space tiling, this effect is particularly important. While much important work has been performed on iteration space tiling both using traditional compiler optimizations and in the polyhedral model, (as described in Section 1.2, selection of best-performing tile size and shape has remained more of an art than science, an so called auto-tuning solutions are often relied-upon to compute the best tile. Nowhere in the literature are tiles shaped and sized according to the natural structure imposed by the hardware. In this section we we describe how tiles that are constructed according to the cache's natural associativity lattice exhibit two clear theoretical advantages. . Note furthermore that if a rectangular tiling is constructed from a scaled copy of the rectangle containing more than one lattice point the number of integral points can vary across tiles, in a lattice tiling (b) it is constant (except at the boundary). (To simplify the picture instead of all integer points only those whose coordinates are divisible by 10, and the figure has been scaled in a 1 : 2 ratio in the y-direction.)
Let A 1 , . . . , A k be operands with index-sets Q(A i ), index-maps φ Ai and iteration domain Q(A 1 , . . . , A k ) ∩ H. Let C = (c, l, k, ρ) be a cache specification, and let the lattice L(C, A i ) describe potential cache misses. Consider vectors (l 1 , . . . , l mi ) generating the operand lattice L(C, A i ). Typical lattice generators are not aligned with the matrix dimensions, i.e. not simply integral multiples of unit vectors. Hence rectangular regions of the operand index set Q(A i ) will have an unpredictable number of lattice points contained within as illustrated in Figure 3(a) . Let us instead consider half-open parallelepiped tilings that are formed from integral multiples of the lattice basis vectors. An example of such tilings is shown in Figure 3(b) . There are two distinct theoretical advantages to such lattice tilings over the rectangular form. Firstly, adjacent tiles of tile (a) contain a variable number of lattice points and will therefore induce a non-constant number of cache misses. The implications of this from a cache perspective may be severe. Even if one rectangular tile was sized very carefully to minimize the number of cache misses, adjacent tiles may have a completely different cache miss behavior. This, combined with the community's focus on rectangular tilings may explain why it has proven so difficult to provide clear guidance on tile size/shape. Adjacent tiles of type (b) contain identical numbers of lattice points, as long as the tiles are whole. Secondly, the volume of tiles of type (b) can easily be as much as 20% larger than tiles containing the same number of lattice points but of type (a). Even in the small example of [GMM99, Fig. 14 
while the set of footpoints (or tile iteration space), i.e., the translation vertors to cover D with tiles
This makes D ⊆ P D (H) + H −1 T D (H), i.e., the Minkowski sum of P D (H) and
When D and H are clear from the context we will simply write P for the tile and T for the translations. Abusing notation we write x ∈ P t to denote x ∈ H −1 t + P , a point in the affine translate of P by a transformed vector t ∈ T The tiling transformation can be written as
i.e., r assigns to each point x the respective footpoint in T D (H) in the first d coordinates, and the point inside the tile P D (H) in the second d coordinates.
3.3. Cache Tiling Model. The cache miss counting scheme described in Section 2.4 extends easily to the tiled case. We want to first consider the joint set of conflicts arising from the operand lattices in the tile P t = H −1 t + P rather than in D, which is given by We will then consider the reuse domain R i (q) for a given index q ∈ P t . The analysis regarding subsequent points in P t is indentical to that for D, and so we define the sequence of points of Λ(A i ) traversed in the order ≺ Λ t by S (1 S t miss (Ap) (x)) for every J ⊆ Λ t .
Computational Results
In this section we describe computation results of using the associativity lattice tiling framework to accelerate matrix multiplication programs. We do not describe the implementation in any detail, except to say that it is a C++ framework that uses the packages ClooG [Bas02] for loop bound generation and NTL [Sho15] for integer math library support. The implementation currently can only perform tiling of matrix multiplication, along with associated solution checking against a library implementation (BLAS). In future work we will extend this framework to further dense linear algebra and to non matrix operations.
From a set of problem specifications, array layout characteristics, pointers to memory locations, padded dimensions etc, the implementation generates the associativity latices of the operations and using equation (1) or (4) constructs the appropriate cache miss model. The best in a small search of tiling options is chosen and the the code generated using the tiling specification from section 3.2 and using the CLooG library. Figure 4 shows computational results of tiling using the associativity lattices against various compilers and flags. In general, the lattice tiling performs much better than expected. Some compilers, such as pgi do not seem to be able to enable cache tiling for this problem and their performance is many times slower than our lattice tiling. Compared to unoptimized code (gcc -O0), the lattice tiling produces a speed-up of 10 to 20. Against the more typical optimization level gcc -O2, our framework gives a speed up of around 2-6 times. Our framework sometimes gives no advantage over gcc with aggressive optimization while for other problems, we see a clear 2-3 times speedup. The Intel compiler with aggressive optimization is able to tile for cache usually as well as the lattice tiling.
We consider the performance improvements from lattice tiling surprising because currently we only tile for a single level of the memory hierarchy. These results were obtained by tiling for L1 cache on the Intel Haswell Architecture. In future work, we will present results for multiple levels of tiling. 4.0.2. Rectangular versus Lattice Tilings. Figure 4 compares the results of best rectangular tilings versus best lattice tilings. Although we have described clear theoretical advantages of lattice tiles versus rectangular tiling, the two methods appear quite close in performance. The reason for this is that while lattice tiles improve addressable volume they also display worse spatial reuse characteristics, as shown in Figure 5 . Given the preliminary state of our implementation we believe that a significant advantage of the lattice tiling for certain problem sizes can be exhibited with a properly tuned code generation procedure as implemented by the compiler optimization passes for rectangular tiles. 4.0.3. Auto-Threading. Our tiling implementation also displays basic automatic parallelization capabilities using openMP directives. The speed-up of our generated codes versus gcc-graphite, another automatically parallelizing polyhedral compiler, are shown in Figure 6 . For the problem size chosen, our framework was able to generate parallel codes that exhibit speed-up on 20 threads of 20 Intel Haswell cores. On the other hand, gcc-graphite was able to produce speed-ups only up to 4 threads. (4) is exponential and thus an efficient implementation is not possible. This should not be a surprise, since Equation (4) precisely evaluates every case miss in the code region of the iteration domain, and full evaluation of that requires a similar number of data accesses to the code being modeled. In its raw form then, Equation (4) is no improvement over the CME approach described in [GMM97] and could not be incorporated into a compile-time or time optimization framework. Our approach however, unlike the CME approach leads to a solution set with a clear structure that can be exploited in many ways, making it unnecessary to generate the full, intractable solution set. Equation (4) is evaluated for every tile in the domain and for every set in the cache. An improvement to our method would model a few certain tiles for a few certain sets using a sampling approach. The details regarding which tiles and sets to select are sufficient to fill a follow-on paper. However, we believe that sufficient structure is expressed using the lattice framework, and that sufficiently robust mathematical toolsets exist such that only a small fraction of the analysis in (4) can be actually evaluated, while still providing reliable approximate cache miss information about the whole code. We also here describe an alternative approach, that uses a common-sense tiling mechanism rather than being driven by cache miss modeling. Since lattice tiles can be constructed without counting lattice points explicitly, then a sensible tiling can be constructed by choosing a known number of lattice points to be contained from the operand that is tiled by lattices. We would choose the number of lattice points in the tile to be in the range [K − α, K + β]. We would expect that β = 0 since traversing more than K points in the operand's tile would mean that no reuse could occur between tile slices. We would expect that α would be small, e.g. α = 2 or α = 1. Experimentally we have observed that lattice tiles that contain K − 1 lattice points perform well and so for our experiment this is chosen. The remaining operands will be tiled rectangularly with sizes induced by the first operand's lattice tile shape. The cost of this tiling analysis is dominated by lattice basis reduction using the NTL library, which is not significant for the low dimensional lattices and the (possibly padded) matrix dimensions appearing, which are often powers of two. We envisage a hybrid approach where direct analysis is performed and a small search of modeled tiles is evaluated to decide which of the small sample set is optimal.
